Memory subsystem research for conventional architectures

We address issues in memory subsystem for conventional architectures. Specifically, we work on last level cache (STT-RAM based LLC), reliable and large capacity main memory (low cost reliability for DRAM and DRAM/PRAM hybrid main memory), and NAND Flash-based storage (characterization of vertical NAND Flash memory, non-volatile write buffer and in-storage processing).